Author : Ahmed Helmy
Publisher : Springer Science & Business Media
Page : 129 pages
File Size : 34,96 MB
Release : 2008-03-23
Category : Technology & Engineering
ISBN : 1402081669
The book reports modeling and simulation techniques for substrate noise coupling effects in RFICs and introduces isolation structures and design guides to mitigate such effects with the ultimate goal of enhancing the yield of RF and mixed signal SoCs. The book further reports silicon measurements, and new test and noise isolation structures. To the authors’ knowledge, this is the first title devoted to the topic of substrate noise coupling in RFICs as part of a large SoC.
Author : Thomas Noulis
Publisher : CRC Press
Page : 519 pages
File Size : 49,77 MB
Release : 2018-01-09
Category : Technology & Engineering
ISBN : 1138031615
Noise Coupling is the root-cause of the majority of Systems on Chip (SoC) product fails. The book discusses a breakthrough substrate coupling analysis flow and modelling toolset, addressing the needs of the design community. The flow provides capability to analyze noise components, propagating through the substrate, the parasitic interconnects and the package. Using this book, the reader can analyze and avoid complex noise coupling that degrades RF and mixed signal design performance, while reducing the need for conservative design practices. With chapters written by leading international experts in the field, novel methodologies are provided to identify noise coupling in silicon. It additionally features case studies that can be found in any modern CMOS SoC product for mobile communications, automotive applications and readout front ends.
Author : Pietro Buccella
Publisher : Springer
Page : 195 pages
File Size : 50,46 MB
Release : 2018-03-14
Category : Technology & Engineering
ISBN : 3319743821
This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific protections.
Author : Sleiman Bou-Sleiman
Publisher : Springer Science & Business Media
Page : 106 pages
File Size : 14,11 MB
Release : 2011-09-23
Category : Technology & Engineering
ISBN : 144199548X
This book will introduce design methodologies, known as Built-in-Self-Test (BiST) and Built-in-Self-Calibration (BiSC), which enhance the robustness of radio frequency (RF) and millimeter wave (mmWave) integrated circuits (ICs). These circuits are used in current and emerging communication, computing, multimedia and biomedical products and microchips. The design methodologies presented will result in enhancing the yield (percentage of working chips in a high volume run) of RF and mmWave ICs which will enable successful manufacturing of such microchips in high volume.
Author : Luis B. Oliveira
Publisher : Springer Science & Business Media
Page : 162 pages
File Size : 32,71 MB
Release : 2008-07-08
Category : Technology & Engineering
ISBN : 1402085168
Modern RF receivers and transmitters require quadrature oscillators with accurate quadrature and low phase-noise. Existing literature is dedicated mainly to single oscillators, and is strongly biased towards LC oscillators. This book is devoted to quadrature oscillatorsand presents adetailed comparative study ofLC and RCosc- lators, both at architectural and at circuit levels. It is shown that in cross-coupled RC oscillators both the quadrature error and phase-noise are reduced, whereas in LC - cillators the coupling decreases the quadrature error, but increases the phase-noise. Thus, quadrature RC oscillators can be a practical alternative to LC oscillators, - pecially when area and cost are to be minimized. The main topics of the book are: cross-coupled LC quasi-sinusoidal oscillators, cross-coupled RC relaxation oscillators, a quadrature RC oscillator-mixer, and t- integrator oscillators. The effect of mismatches on the phase-error and the pha- noise are thoroughly investigated. The book includes many experimental results, obtained from different integrated circuit prototypes, in the GHz range. A structured design approach is followed: a technology independent study, with ideal blocks, is performed initially, and then the circuit level design is addressed. This book can be used in advanced courses on RF circuit design. In addition to post-graduate students and lecturers, this book will be of interest to design engineers and researchers in this area.
Author : Danica Stefanovic
Publisher : Springer Science & Business Media
Page : 290 pages
File Size : 25,95 MB
Release : 2008-10-20
Category : Technology & Engineering
ISBN : 1402085737
Structured Analog CMOS Design describes a structured analog design approach that makes it possible to simplify complex analog design problems and develop a design strategy that can be used for the design of large number of analog cells. It intentionally avoids treating the analog design as a mathematical problem, developing a design procedure based on the understanding of device physics and approximations that give insight into parameter interdependences. The basic design concept consists in analog cell partitioning into the basic analog structures and sizing of these basic analog structures in a predefined procedural design sequence. The procedural design sequence ensures the correct propagation of design specifications, the verification of parameter limits and the local optimization loops. The proposed design procedure is also implemented as a CAD tool that follows this book.
Author : Hervé Paulino
Publisher : Springer Science & Business Media
Page : 239 pages
File Size : 35,10 MB
Release : 2008-04-30
Category : Technology & Engineering
ISBN : 1402084102
Low Power UWB CMOS Radar Sensors deals with the problem of designing low cost CMOS radar sensors. The radar sensor uses UWB signals in order to obtain a reasonable target separation capability, while maintaining a maximum signal frequency below 2 GHz. This maximum frequency value is well within the reach of current CMOS technologies. The use of UWB signals means that most of the methodologies used in the design of circuits and systems that process narrow band signals, can no longer be applied. Low Power UWB CMOS Radar Sensors provides an analysis between the interaction of UWB signals, the antennas and the processing circuits. This analysis leads to some interesting conclusions on the types of antennas and types of circuits that should be used. A methodology to compare the noise performance of UWB processing circuits is also derived. This methodology is used to analyze and design the constituting circuits of the radar transceiver. In order to validate the design methodology a CMOS prototype is designed and experimentally evaluated.
Author : Krzysztof Iniewski
Publisher : John Wiley & Sons
Page : 632 pages
File Size : 38,46 MB
Release : 2012-04-17
Category : Technology & Engineering
ISBN : 1118181476
The book will address the-state-of-the-art in integrated circuit design in the context of emerging systems. New exciting opportunities in body area networks, wireless communications, data networking, and optical imaging are discussed. Emerging materials that can take system performance beyond standard CMOS, like Silicon on Insulator (SOI), Silicon Germanium (SiGe), and Indium Phosphide (InP) are explored. Three-dimensional (3-D) CMOS integration and co-integration with sensor technology are described as well. The book is a must for anyone serious about circuit design for future technologies. The book is written by top notch international experts in industry and academia. The intended audience is practicing engineers with integrated circuit background. The book will be also used as a recommended reading and supplementary material in graduate course curriculum. Intended audience is professionals working in the integrated circuit design field. Their job titles might be : design engineer, product manager, marketing manager, design team leader, etc. The book will be also used by graduate students. Many of the chapter authors are University Professors.
Author : Bert Lenaerts
Publisher : Springer Science & Business Media
Page : 230 pages
File Size : 39,35 MB
Release : 2008-10-14
Category : Technology & Engineering
ISBN : 1402090757
Omnidirectional Inductive Powering for Biomedical Implants investigates the feasibility of inductive powering for capsule endoscopy and freely moving systems in general. The main challenge is the random position and orientation of the power receiving system with respect to the emitting magnetic field. Where classic inductive powering assumes a predictable or fixed alignment of the respective coils, the remote system is now free to adopt just any orientation while still maintaining full power capabilities. Before elaborating on different approaches towards omnidirectional powering, the design and optimisation of a general inductive power link is discussed in all its aspects. Special attention is paid to the interaction of the inductive power link with the patient’s body. Putting theory into practice, the implementation of an inductive power link for a capsule endoscope is included in a separate chapter.
Author : Zhiheng Cao
Publisher : Springer Science & Business Media
Page : 95 pages
File Size : 12,77 MB
Release : 2008-07-15
Category : Technology & Engineering
ISBN : 1402084501
Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input. 2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.
